

## Refine Search

### Search Results -

Term	Documents
(16 AND 29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	19
(L16 AND L29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	19

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L34

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Friday, August 24, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L34</u>	l16 and L29	19	<u>L34</u>
<u>L33</u>	l15 and L29	102	<u>L33</u>
<u>L32</u>	l14 and L29	239	<u>L32</u>
<u>L31</u>	l13 and L29	189	<u>L31</u>
<u>L30</u>	l12 and L29	377	<u>L30</u>
<u>L29</u>	branch\$3 near1 taken and l11	423	<u>L29</u>
<u>L28</u>	branch\$3 near3 taken and l11	483	<u>L28</u>
<u>L27</u>	branch\$3 near5 taken and l11	501	<u>L27</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L26</u>	l11 and l16	21	<u>L26</u>
<u>L25</u>	l11 and l15	120	<u>L25</u>

<u>L24</u>	111 and 114	269	<u>L24</u>
<u>L23</u>	111 and 113	233	<u>L23</u>
<u>L22</u>	111 and 112	441	<u>L22</u>
<u>L21</u>	110 and 116	21	<u>L21</u>
<u>L20</u>	110 and 115	122	<u>L20</u>
<u>L19</u>	110 and 114	297	<u>L19</u>
<u>L18</u>	110 and 113	245	<u>L18</u>
<u>L17</u>	110 and 112	478	<u>L17</u>
<u>L16</u>	(718/101-108)[CCLS]	5154	<u>L16</u>
<u>L15</u>	(711/118-221 )![CCLS]	27811	<u>L15</u>
<u>L14</u>	(712/230-248)[CCLS]	3464	<u>L14</u>
<u>L13</u>	(712/205-219,225-228)[CCLS]	6068	<u>L13</u>
<u>L12</u>	(712/2-300)[CCLS]	13638	<u>L12</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L11</u>	L10 and (buffer\$3 or fifo or lifo)	525	<u>L11</u>
<u>L10</u>	L9 and branch\$3	572	<u>L10</u>
<u>L9</u>	L7 and L8	591	<u>L9</u>
<u>L8</u>	(renear1 order\$3 or rearrang\$7 or out near2 (sequence or order))	5639954	<u>L8</u>
<u>L7</u>	L5 and (predict\$5 or speculat\$5) near15 (taken)	613	<u>L7</u>
<u>L6</u>	L5 and (predict\$5 or speculat\$5)	2056	<u>L6</u>
<u>L5</u>	(prefetch\$6 or fetch\$7) near10 (simultaneous\$4 or parallel\$5 or concurrent\$4)	6952	<u>L5</u>
<u>L4</u>	L3 not "non-volatile"	3	<u>L4</u>
<u>L3</u>	L1 and (map\$5 or associat\$4 or allocat\$5 or deallocat\$5) near8 (memor\$4 or space or region\$1 or section\$1 or range\$1 or area\$1 or location\$1 or block\$1 or segment\$1) NEAR55 VOLATILE	63	<u>L3</u>
<u>L2</u>	L1 and (map\$5 or associat\$4 or allocat\$5 or deallocat\$5) near8 (memor\$4 or space or region\$1 or section\$1 or range\$1 or area\$1 or location\$1 or block\$1 or segment\$1)	770	<u>L2</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L1</u>	(713/189-191)![CCLS]	1776	<u>L1</u>

END OF SEARCH HISTORY



Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((((parallel, simultaneous\*, concurrent\*) &lt;and&gt; prefetch\*)&lt;in&gt;metadata))&lt;and&gt;(br..."

Your search matched 32 of 307 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.☒ e-mail

## » Search Options

[View Session History](#)[New Search](#)

## » Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

## Modify Search

((((parallel, simultaneous\*, concurrent\*) &lt;and&gt; prefetch\*)&lt;in&gt;metadata))&lt;and&gt;(bran

[Search](#) >☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ 1. **Simultaneous subordinate microthreading (SSMT)**  
Chappell, R.S.; Stark, J.; Kim, S.P.; Reinhardt, S.K.; Patt, Y.N.;  
*Computer Architecture, 1999. Proceedings of the 26th International Symposium on*  
2-4 May 1999 Page(s):186 - 195  
Digital Object Identifier 10.1109/ISCA.1999.765950  
[AbstractPlus](#) | Full Text: [PDF](#)(116 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 2. **The impact of incorrectly speculated memory operations in a multithreaded architecture**  
Sendag, R.; Ying Chen; Lijia, D.J.;  
*Parallel and Distributed Systems, IEEE Transactions on*  
Volume 16, Issue 3, Mar 2005 Page(s):271 - 285  
Digital Object Identifier 10.1109/TPDS.2005.36  
[AbstractPlus](#) | Full Text: [PDF](#)(1616 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 3. **Using incorrect speculation to prefetch data in a concurrent multithreaded processor**  
Ying Chen; Sendag, R.; Lijia, D.J.;  
*Parallel and Distributed Processing Symposium, 2003. Proceedings, International*  
22-26 April 2003 Page(s):9 pp.  
Digital Object Identifier 10.1109/IPDPS.2003.1213177  
[AbstractPlus](#) | Full Text: [PDF](#)(276 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 4. **Microarchitectural support for precomputation microthreads**  
Chappell, R.S.; Tseng, F.; Yoaz, A.; Patt, Y.N.;  
*Microarchitecture, 2002. (MICRO-35). Proceedings, 35th Annual IEEE/ACM International Symposium*  
18-22 Nov. 2002 Page(s):74 - 84  
Digital Object Identifier 10.1109/MICRO.2002.1176240  
[AbstractPlus](#) | Full Text: [PDF](#)(289 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 5. **Transient fault detection via simultaneous multithreading**  
Reinhardt, S.K.; Mukherjee, S.S.;  
*Computer Architecture, 2000. Proceedings of the 27th International Symposium on*  
2000 Page(s):25 - 36  
[AbstractPlus](#) | Full Text: [PDF](#)(1412 KB) IEEE CNF

[Rights and Permissions](#)

- ☐ 6. **A case for fault tolerance and performance enhancement using chip multi-processors**  
Huiyang Zhou;  
[Computer Architecture Letters, IEEE](#)  
Volume 5, Issue 1, Jan.-June 2006 Page(s):22 - 25  
Digital Object Identifier 10.1109/L-CA.2006.1  
[AbstractPlus](#) | Full Text: [PDF](#)(184 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 7. **The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarchies**  
Bilardi, G.; Ekanadham, K.; Pattnaik, P.;  
[Innovative Architecture for Future Generation High Performance Processors and Systems, 2006. I Workshop on](#)  
Jan. 2006 Page(s):29 - 43  
Digital Object Identifier 10.1109/IWIAS.2006.38  
[AbstractPlus](#) | Full Text: [PDF](#)(260 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 8. **Slipstream execution mode for CMP-based multiprocessors**  
Ibrahim, K.Z.; Byrd, G.T.; Rotenberg, E.;  
[High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International](#)  
8-12 Feb. 2003 Page(s):179 - 190  
Digital Object Identifier 10.1109/HPCA.2003.1183536  
[AbstractPlus](#) | Full Text: [PDF](#)(460 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 9. **TCP: tag correlating prefetchers**  
Hu, Z.; Martonosi, M.; Kaxiras, S.;  
[High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International](#)  
8-12 Feb. 2003 Page(s):317 - 326  
Digital Object Identifier 10.1109/HPCA.2003.1183549  
[AbstractPlus](#) | Full Text: [PDF](#)(348 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 10. **Reducing branch delay to zero in pipelined processors**  
Gonzalez, A.M.; Liaberia, J.M.;  
[Computers, IEEE Transactions on](#)  
Volume 42, Issue 3, March 1993 Page(s):363 - 371  
Digital Object Identifier 10.1109/12.210179  
[AbstractPlus](#) | Full Text: [PDF](#)(760 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 11. **Modeled and measured instruction fetching performance for superscalar microprocessors**  
Wallace, S.; Bagherzadeh, N.;  
[Parallel and Distributed Systems, IEEE Transactions on](#)  
Volume 9, Issue 6, June 1998 Page(s):570 - 578  
Digital Object Identifier 10.1109/71.689444  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(592 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 12. **Transparent threads: resource sharing in SMT processors for high single-thread performance**  
Dorai, G.K.; Yeung, D.;  
[Parallel Architectures and Compilation Techniques, 2002. Proceedings, 2002 International Conference](#)  
22-25 Sept. 2002 Page(s):30 - 41  
Digital Object Identifier 10.1109/PACT.2002.1105971  
[AbstractPlus](#) | Full Text: [PDF](#)(366 KB) IEEE CNF  
[Rights and Permissions](#)

- ☐ 13. **Multiple instruction issue in the NonStop Cyclone processor**  
Horst, R.W.; Harris, R.L.; Jardine, R.L.;  
[Computer Architecture, 1990. Proceedings. 17th Annual International Symposium on](#)  
28-31 May 1990 Page(s):216 - 226  
Digital Object Identifier 10.1109/ISCA.1990.134528  
[AbstractPlus](#) | Full Text: [PDF](#)(768 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 14. **Quantifying and reducing the effects of wrong-path memory references in cache-coherent m systems**  
Sendag, R.; Yilmazer, A.; Yi, J.J.; Uht, A.K.;  
[Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International](#)  
25-29 April 2006 Page(s):10 pp.  
Digital Object Identifier 10.1109/IPDPS.2006.1639260  
[AbstractPlus](#) | Full Text: [PDF](#)(216 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 15. **Effective Instruction Prefetching via Fetch Prestaging**  
Falcon, A.; Ramirez, A.; Valero, M.;  
[Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International](#)  
04-08 April 2005 Page(s):20b - 20b  
Digital Object Identifier 10.1109/IPDPS.2005.188  
[AbstractPlus](#) | Full Text: [PDF](#)(216 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 16. **Node prefetch prediction in dataflow graphs**  
Petersen, N.G.; Wojcik, M.R.;  
[Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on](#)  
2004 Page(s):310 - 315  
Digital Object Identifier 10.1109/SIPS.2004.1363068  
[AbstractPlus](#) | Full Text: [PDF](#)(304 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 17. **Cache filtering techniques to reduce the negative impact of useless speculative memory ref processor performance**  
Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.;  
[Computer Architecture and High Performance Computing, 2004. SBAC-PAD 2004. 16th Symposium](#)  
27-29 Oct. 2004 Page(s):2 - 9  
Digital Object Identifier 10.1109/SBAC-PAD.2004.11  
[AbstractPlus](#) | Full Text: [PDF](#)(168 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 18. **A distributed colouring algorithm for control hazards in asynchronous pipelines**  
Theodoropoulos, T.; Qianyi Zhang;  
[Parallel Architectures, Algorithms and Networks, 2004. Proceedings. 7th International Symposium](#)  
10-12 May 2004 Page(s):266 - 271  
Digital Object Identifier 10.1109/ISPAN.2004.1300491  
[AbstractPlus](#) | Full Text: [PDF](#)(1381 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 19. **Popularity-based PPM: an effective Web prefetching technique for high accuracy and low st**  
Xin Chen; Xiaodong Zhang;  
[Parallel Processing, 2002. Proceedings. International Conference on](#)  
18-21 Aug. 2002 Page(s):296 - 304  
Digital Object Identifier 10.1109/ICPP.2002.1040885  
[AbstractPlus](#) | Full Text: [PDF](#)(298 KB) IEEE CNF  
[Rights and Permissions](#)

- ☐ **20. Optimizing software data prefetches with rotating registers**  
Doshi, G.; Krishnaiyer, R.; Muthukumar, K.;  
[Parallel Architectures and Compilation Techniques, 2001. Proceedings, 2001 International Conference](#)  
8-12 Sept. 2001 Page(s):257 - 267  
Digital Object Identifier 10.1109/PACT.2001.953306  
[AbstractPlus](#) | Full Text: [PDF](#)(800 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **21. Instruction cache prefetching with extended BTB**  
Shuh-An Chi; R-Ming Shiu; Jih-Chang Chiu; Si-En Chang; Chung-Ping Chung;  
[Parallel and Distributed Systems, 1997. Proceedings., 1997 International Conference on](#)  
10-13 Dec. 1997 Page(s):360 - 365  
Digital Object Identifier 10.1109/ICPADS.1997.652574  
[AbstractPlus](#) | Full Text: [PDF](#)(564 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **22. An analysis of the performance impact of wrong-path memory references on out-of-order an execution processors**  
Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.;  
[Computers, IEEE Transactions on](#)  
Volume 54, Issue 12, Dec. 2005 Page(s):1556 - 1571  
Digital Object Identifier 10.1109/TC.2005.190  
[AbstractPlus](#) | Full Text: [PDF](#)(2120 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ **23. An approach to execute conditional branches onto SIMD multi-context reconfigurable archit**  
Rivera, F.; Sanchez-Elez, M.; Fernandez, M.; Bagherzadeh, N.;  
[Digital System Design, 2005. Proceedings, 8th Euromicro Conference on](#)  
30 Aug.-3 Sept. 2005 Page(s):396 - 402  
Digital Object Identifier 10.1109/OSD.2005.14  
[AbstractPlus](#) | Full Text: [PDF](#)(488 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **24. Microarchitecture optimizations for exploiting memory-level parallelism**  
Yuan Chou; Fahs, B.; Abraham, S.;  
[Computer Architecture, 2004. Proceedings, 31st Annual International Symposium on](#)  
19-23 June 2004 Page(s):76 - 87  
Digital Object Identifier 10.1109/ISCA.2004.1310765  
[AbstractPlus](#) | Full Text: [PDF](#)(389 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **25. A minimal dual-core speculative multi-threading architecture**  
Srinivasan, S.T.; Akkary, H.; Holman, T.; Lai, K.;  
[Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings, IEEE Inter](#)  
[on](#)  
11-13 Oct. 2004 Page(s):360 - 367  
Digital Object Identifier 10.1109/ICCD.2004.1347947  
[AbstractPlus](#) | Full Text: [PDF](#)(319 KB) IEEE CNF  
[Rights and Permissions](#)